The field-effect-induced modulation of transport properties of 2-dimensional electron gases residing at the LaAlO3/SrTiO3 and LaGaO3/SrTiO3 interfaces has been investigated in a back-gate configuration. Both samples with crystalline and with amorphous overlayers have been considered. We show that the "naïve" standard scenario, in which the back electrode and the 2-dimensional electron gas are simply modeled as capacitor plates, dramatically fails in describing the observed phenomenology. Anomalies appearing after the first low-temperature application of a positive gate bias, and causing a non-volatile perturbation of sample properties, are observed in all our samples. Such anomalies are shown to drive low-carrier density samples to a persistent insulating state. Recovery of the pristine metallic state can be either obtained by a long room-temperature field annealing, or, instantaneously, by a relatively modest dose of visible-range photons. Illumination causes a sudden collapse of the electron system back to the metallic ground state, with a resistivity drop exceeding four orders of magnitude. The data are discussed and interpreted on the base of the analogy with floating-gate MOSFET devices, which sheds a new light on the effects of back-gating on oxide-based 2-dimensional electron gases. A more formal approach, allowing for a semi-quantitative estimate of the relevant surface carrier densities for different samples and under different back-gate voltages, is proposed in the Appendix .
I. INTRODUCTION
The electron density in 2-dimensional electron gases (2DEGs) at oxide interfaces can be very effectively modulated by electric field effect [1] . Such possibility has been successfully exploited to tune the properties of the LaAlO 3 /SrTiO 3 (LAO/STO) system and of its variants, e.g. for spanning the superconducting [2] magnetic [3] , and spin-orbital [4, 5] phase diagrams. The effect of an applied electric field on the transport properties has been typically interpreted in terms of a standard field effect transistor model, in which charge is transferred between the 2D electron gas (2DEG) and the gate electrode as in a capacitor charge/discharge process. Further measurements highlighted a quite complex response of the transport properties of the 2DEG as a function of gate voltage. Bell et al., [6] and more recently Biscaras et al. [7] demonstrated that anomalous effects, well beyond the capacitive charge-discharge of a field-effect device, occur * These authors equally contributed to the work † Corresponding author: fabio.miletto@spin.cnr.it during and after the application of a positive back-gate (BG) voltage. Such BG bias perturbs in fact the properties of the 2DEG, bringing it into a metastable state with a conductivity reduction up to about a factor two. The effect is qualitatively interpreted in [7] in terms of charges flowing away from the quantum well during a positive gate polarization. Beyond this, no attempt of microscopic and electrostatic analysis has been proposed so far and no method to switch the system back from the metastable to the pristine state has been found.
In this paper, the persistent effect of the first positive polarization is on three suitably chosen characteristic samples with different initial carrier density is analyzed and discussed. We show that a "colossal" switch with a resistive ratio R OF F /R ON > 10 4 can be obtained in a specific class of oxide interfaces (represented by sample C in Table I ). The nature of the metastable highly resistive state is addressed in detail, exploiting a strong analogy with the retention state of floating-gate (FG) MOSFET device. We argue that the formation of such insulating retention state is related to a negative space charge region formed by electrons that are localized in shallow traps in proximity of the interface, that electrostatically gate the quantum well. We show that, in full analogy with the case of the semiconducting FG-based EPROM devices, exposure to light can be employed to detrap the electrons destabilizing the metastable retention state. Illumination causes the instantaneous collapse of the electron system back to the metallic ground state, with a resistivity drop exceeding in Sample C four orders of magnitude.
II. METHODS AND SAMPLES.
Our experiments have been performed on several heterostructures, including "standard" (001) oriented, crystalline LAO/STO interfaces, as first reported by Ohtomo and Hwang [8] , (110) oriented crystalline LAO/STO interfaces as first reported by Herranz et al. [9] , and LaGaO 3 /SrTiO 3 (LGO/STO) interfaces, first studied by some of the authors [10] . For LGO/STO interfaces, also the "amorphous" variant, following the results reported in [11] using different amorphous overlayers, was investigated. All films were grown by RHEED-assisted pulsed laser deposition on TiO 2 -terminated STO substrates. Relatively high-pressure growth conditions, ranging between 10 −3 and 10 −2 mbar O 2 , were employed for the growth. Crystalline samples were grown at 730
• C and hence slowly cooled in the process gas. Amorphous samples were grown at room temperature. The electrical transport measurements were performed in a close-cycle refrigerating system. The gate voltage was applied on the back side of a 0.5 mm thick STO substrate. Samples were kept in dark for at least 12 hours before the first measurement. All the transport characterization was carefully performed in dark conditions, except for the measurements that were specifically designed to be made under light. Four-contact Van der Pauw measurements were performed with a typical polarization current of 10 µA.
III. RESULTS AND DISCUSSION
Data from three representative samples of our overall batch are reported and discussed in the following. Samples A and B are crystalline LAO/STO heterostructures grown on (001) TiO 2 -terminated STO. Both are referred to as c-LAO/STO interfaces, where c stands for crystalline. Sample C is a LGO/STO interface having an amorphous LGO overlayer. It is referred to as a-LGO/STO interface, where a stands for amorphous. All samples were metallic. This is the first report, to our knowledge, of a metallic a-LGO/STO interface.
All R(T) curves are reported in Fig.1 . The main transport properties of the three samples are summarized in Table I . Interestingly, the a-LGO/STO sample has a lower carrier density, a higher room temperature resistivity and a higher resistive ratio with respect to the c-LAO/STO samples reported in this work. Such behavior, Table I as checked in similar samples, is typical of this specific heterostructure in the given growth conditions. Data presentation will proceed as follows. We will start by analyzing sample A, showing a back-gate voltage response similar to the one reported in [7] and will show that such previously observed behavior can be understood by resorting to an analogy with a class of current semiconductor devices. The sample response is presented within each step of the back-gate voltage waveform, V G (t), and discussed in the light of the analogy above. The same concepts are then adopted to present the more anomalous responses of sample B, whose intermediate behavior "bridges" sample A to C. Finally, the colossal switch of C is addressed and the effect of light as a resetting tool, able to abruptly drive the system back to the pristine state, is presented. Further details about the properties of our samples are reported in [12].
Sample A
The plot shown in Fig. 2 describes the effect of the first gate voltage cycle on the pristine sample A at 20K. We intend here by "pristine" a sample that was never employed in a field-effect experiment before. The slow square back-gate voltage waveform V G (t) shown in Fig.  2a , lower panel, with a period of 4 min, was applied. The measured response differs by several features from the one expected within the typical capacitive model of a field-effect device. Such features include: i) an anomalous first cycle;
ii) the presence of slow dynamics with time constants well beyond typical RC constants;
iii) a hysteretic behavior, evident in the fact that the zero-bias sheet resistance value is different after a positive and a negative bias;
The discussion of the last two features, visible in the shaded portion of Fig. 2a , is postponed to future works. We will focus here our attention on the effect on the 2DEG properties of the "first positive polarization" (FPP), i.e. on the phenomena taking place during the transition between the first and the second quarter-cycle of the square waveform, as indicated in the lower panel of Fig. 2a . The plot of the sheet resistance recorded vs. time during the FPP is magnified in Fig. 2b . It is shown that the resistance drop obtained during the FPP is relatively small, compared to the R Sheet variations obtained during the subsequent positive or negative voltage steps. A partial and slow recovery of the resistance takes place while the +200 V gate voltage is applied. More importantly, when the gate voltage is reduced to zero after the FPP, the sample resistivity increases by over a factor two with respect to the pristine sample. During the following cycles, the initial resistance value is never recovered. When measurements similar to the one reported in Fig. 2 are repeated at different temperatures and different voltage values, the resistivity grossly scales with the STO dielectric constant ǫ and with the applied electric field, showing a threshold behavior as a function of the ǫE product. Negligible effects are obtained above 50K for the given values of the applied electric fields. A behavior similar to the one reported in Fig.2 was observed in the paper by Biscaras et al., which showed that the sheet resistance change was directly related to a carrier density change and attributed such effect to a flow of electrons creeping over the edge and simply "disappearing" from the quantum well.
On the base of the measurements reported in our work, we will show that the electrons pouring out of the quantum well should not simply regarded as "lost carriers". While lost to conduction, the localized electrons effectively reshape the interface potential profile with their space charge. As a consequence, the behavior of our samples is dominated by the electrostatic interplay between two distinct "electron reservoirs", mobile carriers and localized charges, that interact electrostatically, while dynamically exchanging electrons under the external electric field and light.
Generally speaking, the most straightforward possible explanation for the presence of a hysteresis in a R-V G cycle is a ferroelectric behavior of the gate barrier. The analysis of the first cycle in Fig. 2a (divided in the four quarter-cycles named 1, 2, 3, 4) shows nevertheless that this explanation can not be applied to this specific case. After the first positive polarization (2 nd quarter-cycle), which increases the electron density in the 2DEG, the presence of a remnant polarization, alone, would maintain the sample in a high-carrier-density, low-resistivity state. This is in contrast with the fact that the R Sheet during the 3 rd quarter-cycle is higher than in the pristine state (1 st quarter-cycle). In order to understand such peculiar behavior, a more accurate look at the band diagram of our system is needed. An accurate experimental analysis of the irreversible behavior taking place under positive polarization has been reported by [7] . We will show that an intuitive understanding of the whole phenomenology can be achieved by comparing the band diagram of our system to the one of conventional semiconductor devices. A more formal approach is reported in Appendix A.
Let's start by considering as a first possible analogous of our system one of the main building blocks of current semiconductor technology, i.e., a MOS capacitor with a SiO 2 barrier, shown in Fig. 3a . The barrier height, i.e. the energy difference between the conduction band minimum within SiO 2 and within the doped-Si electrodes, is of the order of 3.2 eV. Although such value is influenced by the gate voltage, it's relative variation is small. The oxide region remains therefore practically inaccessible to the carries present in the channel and the current losses through the barrier are mainly related to tunneling.
We now observe that in a back-gated oxide 2DEG, the band diagram at the channel/barrier interface (i.e. the 2DEG/STO interface) is substantially different. The sketch reported in Fig. 3b has been taken from [13] . A small and smooth potential step separates the 2DEG Fermi level from the lowest empty states of bulk STO. Estimates of the depth of the quantum well of the order of 0.3 -0.6 V have been reported [14, 15] .
The main effect of the application of a back-gate voltage is to modify the energy landscape in the proximity of the 2DEG, through a combination of the Fermi level variation related to the increased filling and the added slope related to the external field [16] .
For a positive gate voltage, the surface charge induced by field effect can easily fill the few empty confined states present in the quantum well, inducing a flux of free extra electrons to creep out and migrate, following the weak potential gradient. Our experiment tells that such charges cause a non-volatile memory effect, pushing the device towards a high-resistance state. This suggests that, as will be shown in the following, the correct analogous of our system in semiconductor technology has to be searched, rather than in a MOS capacitor, in a more complex, nonvolatile, memory device.
In order to describe the observed behavior under the square potential backgate form V G (t), we will address the sample response both at a qualitative level, based on the analogy with commercial semiconductor devices, and at a semi-quantitative level, resorting to a surprisingly simple electrostatic approach. Lets briefly describe the basic concepts of our model.
Following [16] , we impose a charge neutrality condition for our samples by assuming that a positive charge distribution σ DON of ionized donors is located outside STO, across the interface on the right, on the layer side. This assumption is in agreement with a standard ER electronic reconstruction scenario [8, 17] , with a defect-assisted ER scenario [18, 19] and with other scenarios in which, even in absence of polarity, the donor states in the amorphous overlayer dope the quantum well [20] . The σ DON distribution is depicted in Fig. 3b . An equal number of electronic charges dopes the interface at the STO side, in the ab- sence of a back-gate voltage. The electrostatic attraction creates a QW, hosting a number of bound states equal to σ DON /e [16] . In agreement with established experimental evidences, showing that the electron densities depend drastically on deposition conditions, the σ DON density is not fixed to 0.5 electrons per in-plane unit cell, but is a specific sample-dependent property. In the proximity of the interface, localized acceptor states (LAS), able to trap electrons are present [16, 21] . Lets now define the following surface charge densities (SCD):
the fixed positive SCD due to charges localized in the layer (in our case LAO or LGO) on the right side of the interface, shown in the right side of Fig. 3b , guaranteeing the the overall charge neutrality of the system [16] . σ QW the total SCD that can be hosted in the QW, sum of the states depicted in blue and in gray in Fig. 3b On the base of the self-consistent calculation of the electrostatic potential reported in [16] , it was shown that the energy defined as w in Fig. 3b should be zero in absence of a population of localized charges σ LAS near the interface. This observation is a quite straightforward consequence of the one-dimensional Poisson equation. This is readily recognized by observing that the CB profile in STO, outside the 2DEG (i.e. in absence of a space charge), can only have a constant slope, fixed by the external gating V G .
We will show in the following that σ EM P T Y is pretty small in the pristine samples with respect to the amount of charge σ IN D that is transferred by field effect. We will also show that, due to the above described difference between the band diagrams reported in Fig. 3a and Fig.  3b , and to the presence of localized acceptor states near the interface, the correct analogous of our system is given not by the MOS capacitor shown in Fig. 3a , but by the floating-gate MOSFET device described in Fig. 4a , c, e.
In Appendix A we describe the behavior of each sample during the quarter-cycles, within the general framework set above, resorting to a number of very reasonable and straightforward assumptions. Furthermore, a semiquantitative evaluation of all the above described SCDs will be provided for each sample in each step of the V G (t) waveform.
As shown in Fig. 4a ,c the functioning mechanism of FG MOSFETs is based on the possibility to transfer carriers from the channel to the FG states (Fig. 4c) through the thin separating oxide barrier d 2 , under positive bias. The electric field caused by the negatively charged FG keeps the MOSFET in an OFF state, the so-called retention state, even when the control gate is unbiased (Fig.  4e) . It is easily anticipated that carriers bubbling out of the 2DEG can have the same effect, if they can accumulate in localized acceptor states (LAS) present in the STO barrier, such to create a space-charge region. We postulate the presence of such LAS now (their origin will be discussed later) and depict them graphically in Figs. 4b,d,f as a series of shallow potential wells. Their energy depth can be estimated of the order of 10 −1 eV. Lets now exploit the analogy with FG devices to address our data.
Phase 1
During phase 1, no bias is applied. The sheet resistance value is 550Ω/ . at 200V, 20K [22] . The flow of σ IN D towards the QW during the positive ramp causes the resistance of the sample first to decrease and then to saturate quickly, as soon as, at a critical gate bias, the sheet density of states in the QW (σ QW ) is filled. All extra charges induced above such bias, not finding available states in the QW, are pulled away from the interface by the electric field present in the barrier. Fig. 4d shows that such excess electrons, trapped in the LAS, act similarly to the trapped electrons in a FG device, persistently changing the resistance of the sample. In the course of this second step, at constant positive V G , a small damped upturn of the resistance of about 5% takes place. As previously observed in [7] , the QW, previously brought to complete filling by the FPP (Fig. 4d) , slowly looses the electrons lying, energywise, in proximity of the QW edge, for a "thickness" of the order of k B T. Such electrons drift along the potential gradient and are eventually also trapped in the LAS. When a similar analysis as the one performed in [7] was applied, similar values for the characteristic escape time t E ≈ 1s were found.
Phase 3 When the BG bias is set back to zero, our interface is left in a high resistive retention state, in analogy to a FG MOSFET device (Fig. 4e) . Such state is metastable, since at V G =0 the empty quantum well states lye again below the trap states filled during the FPP. The sample is unable to recover the pristine ground state, unless special procedures are applied, as discussed later in this work. The sample resistance is increased by about a factor two. The trapped electrons perturb the electrostatics of the system. Trapped electrons effectively gate the 2DEG by inducing in it an opposite positive surface charge density, as can be inferred by charge conservation. The semi-quantitative model reported in Appendix A provides, for sample A in the third step, the estimate,
Phase 4
The sample resistance is further increased by about an extra factor two. In this configuration, the electrostatic effect of the negatively charged FG and BG add to each other, doubling the effect of the a single negative gate. Hence we have:
Again, this result will be more formally derived in Appendix A.
During the successive cycles, no further irreversible effect takes place. Once the excess electrons have been "trimmed" during the FPP, in fact, the Fermi level never exceeds again the edge of the QW, even under positive bias. During the following steps, the electrons are reversibly transferred between the back gate and the 2DEG through the control electronics without further transfer to/from the LAS. Lets now analyze one by one the four quarter-cycles of the BG square wave on Samples B and C, and in particular the FPP effect.
Sample B
During Phase 1, at 20K, the sample has an R Sheet = 580Ω/ . The decrease of sheet resistance taking place during Phase 2 (Fig. 5) is pretty small. This suggests that the QW is, as in the previous case, very close to complete filling in the virgin state. Once again, the second zero-bias state , in retention mode (Phase 3), has a resistance that is about a factor 2 higher than the virgin state. A quantitative difference with the case of Sample A is found in the negative polarization state (Phase 4). The negative BG bias here completely depletes the QW well of mobile charges, bringing the sample to an insulating state.
Sample C
This is under many aspects the most interesting sample (Fig. 6) . Even for this low-carrier density sample, the QW is close to complete filling before the FPP, as shown by the very minor resistance decrease at positive bias. This suggests a general statement, that samples with lower carrier densities are not characterized by an emptier QW with respect to higher carrier density samples, but by a "smaller" QW, hosting a smaller number of bound states. We observe that in the retention state, the system is insulating both at zero and at negative V G . This means that the FPP persistently changes a highly metallic sample into an insulator, which can only temporarily recover its pristine metallic character during a positive bias.
As a peculiar feature of sample C, at difference to other samples, at every successive positive pulse of the waveform ("Phase 2"), the same peculiar exponentially damped resistivity increase typical of the FPP takes place. This implies that the QW is filled until the edge, and above, each time a pulse of capacitively induced elec- trons with surface density σ IN D is provided.
Erasing procedure
Lets now switch to the second part of this paper, by addressing the issue of how can the retention state be erased. This is not only crucial for future hypothetical applications. It is a condition for performing further experimental work, since a phenomenon that can be seen only once in the life of a sample would certainly not allow one any systematic investigation. Biscaras et al. [7] reported a full recovery of the pristine state during a warm-up of the sample towards room temperature. Our experiments lead to slightly different results, suggesting that the behavior reported in [7] , at least, does not represent the general case. A number of subsequent experiments are summarized in Fig. 7a for sample C. 
The sample was first cooled to 20K (black R(T) curve).
The FPP performed at 20K brought the sample into its immeasurably resistive retention state, as shown by the blue R(T) curve. During the warm-up phase, the sample "attempted" to recover the pristine resistance, through a number of steps taking place at specific activation temperatures. In spite of such partial recovery, it preserved a room temperature resistance an order of magnitude higher than the pristine value. In order to recover the pristine state, we attempted a field-annealing procedure, by keeping the sample under positive voltage for about 30 minutes at room temperature. A slow resistance decrease was obtained, as shown in the inset. At the end of such procedure, the samples indeed recovered the pristine properties, as shown by the red R(T) curve. The same procedure successfully applied to all samples, although a much longer time (above 10 h) was needed to reset sample A and sample B, as shown in [12] . On the base of the above-described model of the oxide interface retention state, we assume that the positive voltage, coupled to the room temperature thermal en- ergy, induces a slow creep of trapped charges from the FG states into the control gate, across the whole thickness of the substrate. This procedure is reminiscent of the reset procedure of current electrically erasable programmable read-only memories (E 2 PROM) devices, also based on FG MOSFET technology. At difference to our samples, characterized by a macroscopically thick control gate barrier, E 2 PROMs can be reset instantaneously by a control gate polarization cycle, thanks to their ultra-thin oxide gate layer.
An instantaneous resetting method for our samples was finally mutuated from previous FG EPROM technology (Fig. 7b) . For EPROMs, which did not allow for an instantaneous electrical reset, UV light was used to bring the device out of the metastable retention state and back to the pristine state. The high energy of UV photons was necessary for the electrons in the FG to exceed the oxide barrier energy, as sketched in Fig. 8 . Due to the small energy barriers confining our trapped electrons in their localized states, as suggested by our sketch reported in Fig. 8b , visible red light (625 nm) was employed in our experiment at V G = 0. The sample was first switched to the highly resistive state by a positive polarization pulse and then switched back by a total photon dose of about 5 × 10 14 photons/cm 2 delivered by a LED source in about 3-5 seconds (Fig. 8b) . This colossal and unprecedented, light-induced insulator-to-metal transition results in a sudden switch with a resistive ratio R OF F /R ON > 10 4 at 20K. The physics of with phenomenon and the intensity of the effect are totally new with respect to standard photoconductivity effects, [23] [24] [25] as demonstrated in detail in [12] .
After illumination, a R(T) curve was taken during warm-up. The sample reproduced the curve of the pristine samples, except for two minor features: a photoconductivity effect in the first part of the warm-up curve, and a typical feature at about 200 K, often seen in LAO/STO warm-up plots [26, 27] .
The reported data and their interpretation in terms of band diagrams pose strong limits to our capability to truly probe the enriched portion of the LAO/STO phase diagrams by a back-gate bias. Data collected on three different samples show that the sheet conductance in the nominal "carrier-enriched" state is equal (sample C) or smaller (samples A, B) than in the pristine state, for all cycles of our BG square waveform, except for the first. Even during the first cycle, i.e. soon after the FPP, the sheet conductivity exceeds the pristine one by no more that 10% (sample A) or by much less (samples B and C). This is related to the fact that the available, empty, confined 2DEG states, marked in gray in Fig. 3b , are very few in pristine samples with respect to the occupied ones. As shown in [16] and discussed in Appendix A, such states should not exist at all in an "ideal" system where no localized states are present. The presence of a space charge accumulated in the LAS will allow instead for a non-null second derivative of the potential profile, thus effectively increasing the quantum well edge W shown in Fig. 3b . The space charge in the LAS, induced during the FPP, plays therefore an essential role in making the 2DEG tunable in enrichment mode during the following cycles. These considerations also suggest that a limited occupancy of the LAS might be present also in pristine samples and play a role, by inducing the formation of a weak space charge, in determining the actual LAO/STO band diagram and thus in confining the 2DEG.
Our data support a scenario in which shallow localized acceptor states are present in proximity of the 2DEG, as theoretically suggested in [16] , and in which a dynamical exchange of carriers between the mobile and trapped states controllably takes place under field effect and light. Any experiment trying to identify the chemical origin of the trap states would go beyond the scope of this work. Our present data only allow to state that the trap states lie in the ST O gap and that their depth is inbetween several times room temperature kT values (i.e. about 0.1 eV) and our red light photon energy (i.e. 2 eV). Interestingly, the presence of trap states with energy lying about 0.3 eV below the STO conduction band has been demonstrated in STO single crystals by optical spectroscopy [28] . The origin of such trap states might be possibly related to the presence of cation vacancies, or of interstitial hydrogen [29] .
IV. CONCLUSIONS
We have investigated the low-temperature transport properties of back-gated 2DEGs at oxide interfaces. Our batch of analyzed samples included metallic amorphous-LGO/STO interfaces, a system for which the formation of an interfacial 2DEG was never proved before.
We show that our samples can be brought by a positive polarization pulse into a persistent insulating state. The magnitude of the effect is analyzed as a function of the initial carrier density. In low-carrier-density samples, a non-volatile four-order-of-magnitude resistive switching to the insulating state is obtained.
This work introduces a new element of complexity to our understanding of LAO/STO-like interfaces, addressing them as systems in which two distinct electron reservoirs, mobile carriers and localized charges, interact electrostatically, while dynamically exchanging electrons under external perturbations. We provided evidence that the colossal resistive switching taking place under field effect can be understood in terms of the formation of a retention state that mimics the analogous state of floatinggate MOSFET devices. By suggesting the use of light as a resetting technique, this analogy finally lead us to the fabrication of a non-volatile 3-terminal device prototype, where a 4-order-of-magnitude resistance switch can be induced by a voltage pulse and erased by a pulse of light.
I In agreement with the qualitative analysis reported above, the charge-neutrality conditions for our samples should be written as σ QW = -σ DON =σ 2DEG +σ EM P T Y =σ 2DEG +σ LAS . Such equation implies, in particular, that in case all localized acceptor states were empty, all the bound states in the quantum well would be occupied, realizing the condition σ 2DEG =σ QW =-σ DON . In case a nonzero +σ LAS density due the occupation of the localized states is present, an equivalent amount of empty bound states σ EM P T Y =σ LAS , is also present at the interface.
II No field-effect-induced p doping of the interface is possible. Therefore the SCDs σ 2DEG and σ LAS can never become positive.
III As already first observed by [7] , the FPP effect, i.e. the loss of carriers from the QW carriers taking place for a high enough positive V G is an irreversible process at the low temperatures (20K) of our experiment. Reformulated in the language of this paper, this means that the system is unable to transfer charge back from σ LAS to σ 2DEG , even when backgateinduced changes of the potential profile would make this situation energetically more favorable; An exception to the former assumption takes place, nevertheless, if the system, during a backgate voltage step, has no way to satisfy charge neutrality conditions by keeping σ LAS constant. In this case only, due to the large electrostatic monopole energy involved, carriers will be detrapped. σ LAS will be consequently decreased to such a level that allows the sample neutrality condition to be satisfied. This assumption will be crucial in understanding the response of sample C, as shown in the following;
IV The parallel-plate capacitor model, used to describe the variations of SCD, breaks down when the 2DEG is completely depleted. In such a case, in fact, no potential can be defined on the upper face of the STO substrate. The system "misses one plate" and can simply not be modeled anymore as a capacitor. During any attempt to push the sample in further depletion by an extra negative voltage, the sample reacts to the negative pulse as an open circuit, and remains basically unperturbed, with no further charge transfer taking place.
In order to describe the different SCDs of our different samples (A, B, C) in the relevant quarter-cycles (1, ..., 6) we will adopt a couple of indexes. We start by writing the charge neutrality conditions of the overall system (including donor states, interface, LAS and back-gate) that, for a generic sample X = A, B or C, in each of the four quarter-cycles of the V G (t) period, read:
Some numbers
The sample is initially in a pristine state, which depends both on the deposition conditions and, possibly, on previous interaction with the environment (e.g., exposure to light). Field-effect measurement estimates of the low-temperature carrier densities of our sample were employed [30] . As shown in [31] on La 0.33 Sr 0.67 F eO 3 , field-effect carrier density measurements can yield good agreement with Hall measurement also in oxides. We estimate :
where the P index stay for pristine. The low-temperature Hall carrier density of sample C, our most important sample, was directly measured as a double-check [12], yielding an independently estimation σ
in perfect agreement with previous data. The numerical considerations reported below should not be intended as a claim of real quantitive estimation of the carrier densities of the different samples during the cycle. Still, they clearly allow to capture the phenomenological response of the three samples to the successive phases of the voltage cycle. σ EM P T Y can be estimated by first measuring the maximum positive V G value leading to a reversible R(V G ) plot, similarly to the analysis made in [7] , and then estimating the induced SCD according to [22] . In the case of sample A, the filling of the QW took place for V G =40V, similarly to the sample analyzed by [7] . In the case of sample C, the filling of the QW took place at about V G =15V. This allows us making the order of magnitude estimates
Finally, based on an analytic expression for the field and temperature dependence of the SrT iO 3 dielectric constant [22] , a direct estimate we can estimate of σ IN D can be made:
3. Analysis of the sample behavior under field effect
On the base of the former assumptions and definitions, lets now address the response of all the samples in all the first 6 steps, or quarter-cycles. The response of the system is determined, for any sample X and any step n, by the occupation of the QW, σ We can generically write that, before any backgate voltage is applied:
where the index P indicated that the sample is in the pristine condition.
When a positive back-gate voltage is applied, a SCD = σ IN D will be induced at the interface. The electrons will first fill the empty states, adding a SCD = σ EM P T Y into the quantum well and will then populate the LAS. The new SCD will be:
The relative amount of resistance decrease at the beginning of phase 2 depends thus, grossly, on the relative amount of empty states above the Fermi level. 
In reasonable agreement with the previous estimates for σ
and σ IN D , the sheet resistance of samples A and B increases by about a factor 2. For the case of sample C, |σ DON | < |σ IN D |. Equation A10a can not apply, since it would imply a positive charge density at the interface, in disagreement with assumption IV. It is deduced that, during the decrease of V G from 200V to 0, the 2DEG will be completely depleted at some point (σ C,3 2DEG = 0). Below such point, according to assumption II, the carrier density can not change sign and remains constant, while the LAS will be depleted, according to assumption IV, to preserve charge neutrality (Eq. A3). As a result: 
At the end of this 5 th quarter-cycle we see that the resistivity measured in all the three samples does not recover the value attained in the 3 rd one, despite our model predicts σ 2DEG and σ LAS the be the same. This is particularly relevant for samples A and B. We expect this difference to be due to a residual polarization of STO substrate, in agreement with [6] . Such hypothesis that will be explored in a future work and cannot be described by our present simplified model.
f. 2
nd quarter-cycle of the second cycle (6 th step)
During the next positive polarization (step 6 and the following second quarter-cycles: 10, etc.) samples A and B show two unexpected behaviors, not shared by sample C: the R(t) curve has both a different (positive) second derivative and a much higher value than the one in step 2. The first phenomenon can be explained observing that the charges induced by the positive V G in samples A and B will grossly fill the available state in the QW, since σ A/B,6 EM P T Y = σ A/B,6 LAS ≃ σ IN D , but are not expected to flow out of the QW. On the other hand, the latter phenomenon is not easily described within our framework and its origin will not be discussed in this work.
Sample C instead replicates at every successive positive polarization the FPP effect shown in Fig.6b, i. e., an exponentially damped recovery towards higher resistance values.
It is in fact recognized that in the case of sample C, σ C,6 EM P T Y = σ C,6 LAS ≃ −σ C DON < σ IN D , therefore the induced charges will exceed, at every time, the available states in the QW, thus replicating, at every time, the FPP effect.
